Abstract-Conventional time domain symbol synchronizer uses static predefined threshold to evaluate the level of environment noise and extract synchronization signal, but is less feasible to apply in underwater acoustic channel because of the great delay and noise variance make the threshold definition inaccurate. The paper provides a new hardware scheme using real time orthogonal sliding correlation as adaptive threshold to build a symbol synchronizer suitable for an underwater FSK acoustic receiver. The design has been implemented and evaluated on FPGA board. Both the simulation and real data experimental results show that the design provides accurate synchronization which consumes 9% of resources slices.
INTRODUCTION
Symbol synchronization, is a critical issue in the design of wireless communication systems in order to set accurate sampling and decision timing for subsequent demodulation. Conventional time domain symbol synchronizer usually uses static predefined threshold to evaluate the level of real time environment noise, which is calculated from different channel noise models. [1, 2] We are building a low-cost, low-power, underwater frequency shift keying (FSK) acoustic receiver for shortrange, low-data rate sensor network applications in Moorea, French Polynesia to monitor the coral reef situation [3] . Since the main characters of underwater acoustic channel are high transmission delay and unpredictable noise variance, thus it is hard to predict an accurate noise situation by setting static threshold. Therefore our modem can not get benefit from radio solutions. Although there is a wealth of literature on the theory of symbol synchronization [4] [5] [6] , and some others describing its use in underwater communication systems [7] [8] [9] , there is a lack of references describing how to approach designing a hardware symbol synchronization scheme for specific applications and evaluate it by experimental tests. Therefore, the purpose of this paper is to describe a complete and innovative symbol synchronizer hardware scheme with evaluation results for our underwater FSK acoustic receiver by using adaptive threshold.
The rest of this paper is organized as follows: Section 2 describes our overall acoustic receiver design and its parameters that govern many of design choices for symbol synchronization. Section 3 describes the algorithm of the scheme with design choices we made and proves it by providing the software simulation result. Section 4 describes the implementation of our symbol synchronization hardware scheme and presents the area, timing, and synchronization results of the design with both simulation and real data experimental results. We conclude the design in section 5. Figure 1 illustrates a block diagram of our underwater acoustic receiver design. The input signal adc_in is the received analog signal which consists of a modulated FSK wave form (when data is present) and noise. The following analog to digital converter (ADC) and Digital Down Converter (DDC) recover the signal to the digital 'baseband' based on the FSK modulation scheme. A synchronizer is then applied to locate the symbol beginning in real time and send a index. This index corresponds to the synchronization point allowing the demodulator to begin demodulation with accurate symbol timing. The demodulator follows the coherent FSK demodulation scheme described in [3] to decode the sequence. The decoded bit stream data_out is then sent to the host computer and translated to a readable message. The receiver makes use of the frequency and rate parameters shown in Table 1 . These parameters govern the timing constraints of the symbol synchronization scheme described in the following sections. [3] III. SYMBOL SYNCHRONIZATION SCHEME FOR UNDERWATER ACOUSTIC MODEM The symbol synchronization approach relies on the transmission of a predefined sequence of symbols, often referred to as a training, or reference sequence. The transmitter sends a packet that begins with the reference sequence and the receiver compares the received sequence with the known reference sequence in order to locate the start of the packet [4] . The comparison is effectively performed by sliding and correlating the received sequence with the reference sequence each time a new sample is received. When the reference and receiving sequence exactly align with each other, the correlation reaches a maximum peak and the synchronization is accomplished.
II. UNDERWATER FSK RECEIVER DESIGN
Conventional methods to detect a correlation peak involve setting a static correlation threshold in time domain where the correlation result only rises above the threshold when the receiving sequence and reference sequence are perfectly aligned [1, 2] . The static threshold must be large enough to minimize the number of false alarms, but small enough to guarantee the peak will still be detected when the signal level is low. However, the underwater acoustic channel is highly variable and plagued by strong multipath, variable noise levels, path-loss, and long propagation delays [10, 11] . Thus, selecting a static correlation threshold for the underwater receiver is impractical as the received signal strength and noise level is highly variable.
We therefore need to set an adaptive correlation threshold based on a real time estimation of the environmental noise level.
By using the character of cross correlation, we develop a method to dynamically estimate the noise level through the use of an orthogonal reference sequence. As shown in the equations below, the receive complex signal sequence, R(t), contains both a delayed version of the transmitted sequence (the reference sequence followed by data), S(t-τ), and environmental noise, n(t) (1).
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We can therefore estimate the real time noise level by calculating the standard deviation of the correlation result of the orthogonal branch and set it as an adaptive threshold to detect a reliable synchronization peak.
In order to make use of the scheme described above, we must select a reference code that has an excellent periodic and a periodic autocorrelation function [8] , and an excellent cross-correlation function (with values close to zero) with its orthogonal code. Two orthogonal Gold codes are selected as they show reasonable cross-correlation and offpeak autocorrelation values while providing perfect orthogonality in the zero-offset case [12] .
As the underwater acoustic receiver uses FSK modulation, we can represent the Gold code using the mark frequency to represent a '1' and a space frequency to represent a '-1.' However, representing the Gold code as a sequence of sinusoids removes its desired auto-correlation and cross-correlation properties. Thus we design a 'signal shaping' function before computing a correlation to make the receiving sequence look like a sequence of '1s' and '-1s' instead of a sequence of sinusoids.
We select an appropriate reference length for the Gold code by simulating the symbol synchronization method in Matlab with a packet consisting of Gold code of lengths 3, 7, 15, and 31, followed by 80 symbols of data with a value of 15dB SNR (the same setting as [3] ). Software simulations produced correct results and a sharp and distinct peak for the synchronization point of packets with codes of length 15 and 31, but failed to produce accurate results for packets with 7 and 3. Thus, we select 15 as our minimum reference code length without losing accuracy. Figure 2 shows the simulation result for the scheme. The dashed line shows the result of the orthogonal correlation, the thick line shows the resulting threshold and the solid line shows the reference correlation result. The correlation result first rises above the threshold when the packet is present and the synchronization point is accurately detected as the highest point above the threshold within the following two reference lengths. 
IV. HARDWARE IMPLEMENTATION AND EXPERIMENTS

ANALYSIS
Our symbol synchronization scheme for underwater FSK is therefore given in Figure 3 . The baseband input signal, Signal_in, first passes through a signal shaping block which shapes the input signal from a sinusoid to a signal resembling a square wave. The signal shaping block includes two band pass filters, a down sampler, absolute value operation, and subtraction. The effect of the filters is to remove out of band noise and begin to shape the signal as having regions of different amplitudes. The down sampler and absolute value operations further smooth the signal into an all positive square-like wave. The subtraction produces the desired square like wave consisting of positive and negative numbers ready for correlation with the reference code consisting of '1s' and '-1s. ' After the signal passes through the shaping block, it then correlates with the expected reference code and orthogonal reference code. The result of the correlation with the orthogonal branch is squared and summed to compute its standard deviation and serve as a threshold for the reference code correlation operation. The 'find max index' logic compares the reference correlation result with the threshold. When the reference correlation result rises above the current threshold, the logic looks for the highest peak above the threshold over two reference length periods to ensure it can find the highest peak that denotes the synchronization point. The peak position's index is recorded and sent to the demodulator for accurate symbol timing. In order to implement our symbol synchronization block in hardware, we need to consider the design parameters of our acoustic receiver. Recall that the ADC sampling rate is 800KHz and the symbol period is 5ms. These parameters give a total of 4000 samples per symbol. With a reference length of 15 symbols, the entire reference sequence is 60,000 samples. Multiply that by 2 to include the orthogonal reference sequence. Correlating 120,000 samples requires 120,000 multiplications and 119,998 additions. These operations are computationally infeasible to complete in one 800kHz sampling clock period (1.25 us).
We thus focus our hardware design implementation on reducing the complexity of the correlation. Now consider the down sampling ratio. As a square wave only requires one bit to represent the sequence, ideally we could down sample the shaped signal by a factor of 4000, thus reducing the number of samples for correlation to 15 (one sample per symbol). However, in an implementation of a communications system, signals should be oversampled by at least a factor of 4 to account for noise. Thus we down sample the original signal by 1000, to create a reference sequence consisting of 4 samples per symbol, or 60 samples. Performing 120 (including the orthogonal branch) multiplications and 118 additions in one 800Hz (800kHz / 1000) clock period is more feasible, but still computationally intensive.
As the reference sequence and orthogonal reference sequence are represented by '1's and '-1's, we can simplify the correlation operation by replacing the multiplications with a sign selection method: when the reference code is a '1', add the received sample, when the reference code is a '-1' subtract the received sample. Each correlation operation is thus reduced to 59 additions in one 800Hz clock period. We implement the correlation in a 15-stage pipeline, thus requiring only 8 adders (4 per branch). The correlation requires 60 registers to correlate, another 60 registers to shift, and additional internal registers to apply the pipeline. The symbol synchronization has a delay of eighty 16kHz clock cycles, 1 for clocking data in, 60 for shifting the signal into the correlator, 15 for the pipelined additions and 4 for shifting the result to the output.
The rest of the symbol synchronization design is computationally inexpensive as the filters are reused from the demodulator (the synchronizer and demodulator never run simultaneously) and the threshold calculator only requires one multiplier and one adder per 800Hz cycle. The 800Hz clock used for synchronization is source synchronous with the 800KHz sampling clock and 16kHz demodulator clock to avoid clock confliction.
We used both hardware simulation signal and real underwater signal to test our symbol synchronization scheme described by verilog HDL. For both of the two tests, the input to the synchronization block is the output of a digitally down converted signal consisting of the Gold Code of '011001010111101' followed by 80 bits of data with 15dB SNR. The orthogonal code in tests is '111010110011011'. The simulation was repeated with SNR values of 5, 10, and 20 dB, each giving the accurate result. Figure 4 shows the lab set up to get the real underwater signal. We use two laptops connecting to M-audio data acquisition device (DAQ) [13] to send and receive signals to or from analog circuit. The analog board is connecting to the acoustic transducers (in the blue bucket). The real signal is stored in DAQ as wav file and then put into hardware synchronizer. Figure 5 shows the real signal experiment get the same accurate index while the input signal is more noisy than the former simulation. Moreover, the performance of the whole synchronizer had been verified in opening place such as swimming pool and fresh water lake. Both of the results found correct peak even the multipath reaches up to 52ms [14] . Table 2 below shows the FPGA hardware resources required for each component of the acoustic receiver design with standard optimization. These resources are reported for a Xilinx Virtex IV FPGA with the percent of total resources shown in parentheses. The design was implemented and successfully tested on a DINI Group DNMEG AD-DA evaluation board which includes a Virtex IV chip as a prototype. [15] The Virtex IV FPGA is good for prototyping designs as its abundant resources allows designers to quickly implement a design and determine a more suitable (smaller and lower power) FPGA for future optimization. 
V. CONCLUSIONS
This paper provides a new scheme to build a symbol synchronizer suitable for an underwater FSK acoustic modem by setting adaptive threshold with orthogonal correlation. The algorithm, design choices and implementation method are described in detail. Both the hardware simulation and real underwater signal experiments show the design meets the timing requirements of the underwater modem and provides accurate synchronization while occupying only 9% of slices and 34% of LUTs in a Virtex IV FPGA. As there are few references describing how to design a hardware symbol synchronizer for an underwater acoustic system, especially how to evaluate real time noise variance, we hope the design choices and implementation details described in this paper will give other researchers a starting point for implementing similar systems.
VI. ACKNOWLEDGMENTS
This material is based upon work partially supported by the China Scholarship Council and partially supported under USA National Science Foundation Grant #0816419 and a USA National Science Foundation Graduate Research Fellowship.
